Abstract-We present an optimized fabrication process for superconducting nanowire single-photon detectors that allowed us to obtain a yield of ∼70% for detectors based on 80-nm-wide niobium nitride nanowires. We fabricated detectors that showed 24-ps timing jitter and saturated detection efficiency without the need for cryogenic amplifiers, allowing for operation in a low-bias low-dark-count-rate regime while operating at maximum detection efficiency.
I. INTRODUCTION

S
UPERCONDUCTING nanowire single-photon detectors (SNSPDs [1] ) offer high detection efficiency (DE) [2] - [4] , sub-50-ps timing jitter [5] , [6] and sub-50-ns-dead time [7] for near-infrared photons. The unique combination of these characteristics has led to rising interest and development toward SNSPD arrays for high-speed free-space telecommunication [8] - [10] , imaging applications with single-photon sensitivity [11] - [13] and on-chip photonic quantum processors [14] , [15] . One of the core challenges in scaling up the number of detectors has been the nanofabrication yield, which can be small for lowjitter SNSPDs due to non-uniformities in the superconducting film and defects introduced during fabrication [16] .
In the course of this paper we will discuss the steps we took to increase the yield and switching current of our detectors: 1) We optimized the niobium nitride (NbN) growth and detector fabrication processes to reduce defects. 2) Given the optimized film and fabrication parameters in (1), we investigated the nanowire geometry required for saturated DE. 3) We investigated the dependence of timing jitter on nanowire width and bias current and found the main limit to be the signal-to-noise ratio (SNR). Based on this result we selected the widest nanowire investigated in step (2) that could reach saturation. 4) In order to further increase the SNR, we used a parallel-nanowire architecture, superconducting nanowire avalanche photodetectors (2-SNAP [17] - [19] ). Using the improved process we fabricated detectors that, measured with 3-GHz-bandwidth room-temperature amplifiers, exhibit 24 ps timing jitter in single-photon regime [20] , currentindependent DE and high count rates simultaneously over an active area of 22 μm 2 for 1550-nm-wavelength light. Current-independent DE, commonly referred to as saturated DE, is sign of high internal efficiency [2] , [3] , [21] , low sensitivity to electrical noise [19] and high yield. However, to date the timing jitter of saturated detectors has been limited to 35 ps [6] in niobium nitride (NbN) and 60 ps [22] in tungsten silicide. Our sub-30-ps timing-jitter detectors were saturated over a bias current range of up to 3.5 μA, the largest current range reported to date, allowing for operation in a low-bias-current low-darkcount-rate regime while operating at maximum DE. Furthermore, these detectors were based on ∼80-nm-wide nanowires, thus relaxing the nano-fabrication requirements in terms of resolution compared to ultra-narrow nanowires in NbN [19] . Once internal efficiency is optimized, the DE can, as demonstrated by various groups, be increased with additional optical structures such as cavities [2] , [3] , [23] or plasmonic structures [24] .
II. OPTIMIZED FABRICATION PROCESS
Film quality is crucial for detector performance. We used the metrics sheet resistance (Rs) and critical temperature (T C ) to characterize our films. High T C is associated with high sheet current density and possibly low timing jitter, while high R S could be associated with higher sensitivity due to larger Joule heating [25] . In accordance with previous work [19] we targeted R S = 450-550 Ω/ and a T C as close as possible to the bulk T C .
We deposited NbN by reactive DC magnetron sputtering onto double-polished Si substrates covered with ∼300-nmthick chemical-vapor-deposited silicon nitride (SiN x ). During the NbN deposition the substrate holder was heated to a nominal temperature of 800°C. In addition to heating the holder the substrate itself was heated directly by the halogen heat lamps through a hole in the substrate holder. Using this method we obtained films that for a given T C had comparable or higher 1077-260X © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. R S than our previous films. Table I contains a list of R S and T C values of films used for data shown in this paper. Our reference film (film #1) had R S = 515.5 Ω/ and T C = 10.9 K. The thickness of this film, estimated by optical transmission measurements, was ∼4.3 nm. Compared with our previous films on sapphire in Ref. [19] (R S = 480 Ω/ and T C = 10.8) these films had higher R S at a comparable or higher T C . We modified our previous fabrication process [19] as follows: (1) we replaced the single-layer liftoff process, used for the initial fabrication of gold contact pads, with a bilayer liftoff process; (2) we reduced the exposure time of bare NbN to tetra-methyl-ammonium hydroxide (TMAH), used for adhesion promotion of the detector resist layer; (3) we performed post-reactive ion etch (RIE) imaging to minimize damage to the nanowires during pattern transfer from the detector resist layer into the NbN. Fig. 1 shows the resist mask for two detectors on top of gold pads fabricated with the old (a) and the new liftoff process (b). The Au pads in Fig. 1 (a) were fabricated using a single layer of photoresist (Shipley S1813) as evaporation mask for gold liftoff. Due to the small size of our samples (1 cm × 1 cm square), the photoresist thickness on the edges of the chip was significantly larger than in the center of the sample (detector region), preventing tight contact between the photomask and the photoresist during exposure. The lack of reliable contact often resulted in rough edges of gold pads after liftoff, as outlined in red in Fig. 1(a) , and defects at the interface between detector resist mask and gold pad. These defects, often localized in certain regions on the detector chip, resulted in severed detector-to-Aupad connections (open circuit) or large electrical resistance at the interface, which caused detectors to latch [25] . The open- circuit and latched detectors resulted in lower overall detector yield of the chip which typically included a matrix of ∼50-200 detectors. In order to address this problem we transitioned to a bilayer liftoff process (see Appendix). As shown in Fig. 1(b) the new process resulted in smooth gold pad edges and reduced the number of detectors that suffered defects at the gold pad-NbN interface.
We reduced the exposure of our films to TMAH in order to minimize damage to the film. The detectors were patterned via electron-beam lithography using hydrogen silsesquioxane (HSQ) as a resist (see Appendix). Our previous fabrication process [26] included a 4-min long TMAH dip as adhesion promotion step before the HSQ was spun onto the sample. However, we found that this step decreased the T C by up to 0.3 K while increasing the R S , as shown in Fig. 2 , possibly associated with a thinning of the film. Our new process included a TMAH dip of at most 15 s, which we found sufficient in promoting HSQ adhesion.
After electron-beam exposure and development the detector resist pattern was transferred into the underlying NbN via RIE (see Appendix). In contrast to sapphire, which we used as substrate in previous work [19] , [27] , our current SiN x -on-Si substrate did not exhibit significant charging during scanningelectron microscopy (SEM), and enabled high-contrast post-RIE imaging of NbN nanowires, which allowed us to optimize our RIE process. Fig. 3(a) shows a detector without optimized RIE: while the HSQ mask was exposed with the correct dose (obtained from recent dose matrix), the detectors appeared over-etched. Interestingly, the over-etched features on the edges of the nanowires would not be visible for nanowires fabricated on sapphire due to charging and low contrast. We found that a fixed RIE time (2 min 40 s, see Appendix) and power (50 W) did not always yield the same effective etch rate. Over time the plasma voltage changes, presumably due to contamination in the etch chamber. This resulted in a change in etch rate. We found that over-etch can be avoided by decreasing the etch time (∼2 min 10 s), imaging the detectors, and etching further in 10-15-s steps if needed. Using this modified etch scheme we obtained better nanowire uniformity, shown in Fig. 3(b) .
III. DETECTOR DESIGN
Our main objective was to design a detector that showed both saturation and sub-30-ps timing jitter without the need for cryogenic amplifiers. In order to achieve this goal we examined the saturation behavior and timing jitter as a function of nanowire width and bias current. Fig. 4(a) shows the normalized photon count rate (PCR) for 1550-nm-wavelength photons as a function of the detector bias current I B normalized by switching current I SW . We quantify saturation by introducing a saturation metric S, defined as where I B ( 0.9PCR(I SW )) is the bias current at which the PCR has reached 90% of its maximum value. Using this metric, S = 0 represents an unsaturated detector while S = 1 describes a detector that is saturated over its entire bias current range. Fig. 4(b) shows S as a function of I SW for the detectors in Fig. 4 (a). As we had found earlier [19] decreasing width results in a smaller I B /I SW -dependence of the PCR at high bias currents. Fig. 5 shows the timing jitter, defined as the full-width-athalf-maximum (FWHM) of the photodetection delay histogram, also called instrument response function (IRF), as a function of nanowire width and bias current. The measurement setup was identical to [6] . At high I B /I SW the FWHM jitter seems to be mainly limited by the SNR [6] , although at low bias currents wider nanowires appear to have larger timing jitter.
While narrower nanowires resulted in a more saturated PCR versus I B curve, indicated by increasing S, they had smaller I SW and hence larger jitter. In order to achieve sub-30-ps timing jitter a detector would need to have I SW > 16.5 μA (see dashed line in Fig. 5) . A 2-SNAP based on 60-nm-wide nanowires appears to fulfill both requirements of high S and low timing jitter. An SEM of an exemplary detector is shown in Fig. 6 . The detectors consisted of four 2-SNAP units in series [18] , [28] as discussed in Ref. [14] , each unit comprising two ∼60-80-nm-wide nanowires (200 nm pitch) in parallel. We refer ) biased at 15.9 μA. The IRF was measured using the setup described in Ref. [6] . Fig. 6 ). The incident photon flux was 2.3 million photons per second. The trigger level was set to 380 mV to show only the saturated avalanche regime (I B > 19.5 μA, see Ref. [29] ). The red circle denotes the operation point at which the timing jitter measurements were performed. (b) IRF of the same detector as in (a) biased at 22 μA. The IRF was measured using the setup described in Ref. [6] . to this design as a series-2-SNAP. This detector had a long rectangular shape for subsequent integration with waveguides [14] .
IV. DETECTOR PERFORMANCE AND YIELD
Based on the experiments on SNSPDs described in the previous section we designed SNAPs that could meet our requirement of large-bias-current-range saturation and low timing jitter.
The DE was measured at 2.4 K in a cryogenic probe station using a polarized incoherent CW source. The detectors were back-illuminated (through the Si substrate) and the polarization adjusted to achieve maximum efficiency. Fig. 7(a) shows the device DE versus bias current for a series-2-SNAP based on ∼60-nm-wide nanowires. In this paper we will not discuss the unstable regime below the avalanche current I AV , as this regime is discussed in detail in Ref. [29] . When biased above I AV the detector showed a characteristic "saturation plateau" with a DE value close to the calculated optical absorption of ∼14.5% (see Appendix). The absorption values on our substrate were lower than typical absorption values on sapphire [30] due to the higher refractive index of silicon, which results in significant back-reflection at the substrate-vacuum interface. This is a common problem with silicon that has been solved elsewhere [2] - [4] .
When biased well within the saturation regime, at I B = 15.9 μA, this detector had a timing jitter of ∼35 ps, as shown in Fig. 7(b) . Fig. 7 implies that in order to achieve sub-30-ps timing jitter for detectors biased well within the saturation regime higher I SW is required. The revised detectors were based on wider ∼80-nm-wide nanowires. The results are shown in Fig. 8 . The revised 2-SNAPs enabled a high SNR (∼8-9, as defined in Ref. [19] ), resulting in a timing jitter of 24 ps when biased well within the avalanche regime (I B ∼ 22 μA). Furthermore, this detector showed saturated DE over a bias current range of 3.5 μA, the largest range reported to date. As a result we could bias the detector at >3 μA below I SW , which reduced the dark count rate by more than one order of magnitude, while maintaining maximum internal efficiency. The optical absorption of this detector was calculated as ∼18.4% (see Appendix).
A single-shot pulse trace of this detector, biased at 22 μA, is shown in Fig. 9 . The room-temperature amplifiers had a bandwidth of 20-3000 MHz. When biased in this regime, the detector reached a PCR of 17 million counts per second (Mcps) at maximum efficiency.
The modified fabrication process resulted in higher detector yield. Fig. 10 shows the switching current histogram of two samples for which SEMs of exemplary detectors were shown in Fig. 3 . Fig. 10(a) shows that the switching current distribution of the sample without optimized etch process (see Fig. 3(a) ) is fairly broad for detectors with the same design. If we define the detector yield as the ratio of the detectors for which I SW > I AV , we obtain a yield of 30-50% for samples fabricated with the old process. In contrast, samples fabricated with the new process (see Fig. 3(b) ) showed a significantly improved detector yield of ∼70%, as shown for an exemplary sample in Fig. 10(b) .
V. SUMMARY
We optimized a fabrication process that allowed us to increase the detector yield to ∼70%. Based on the optimized process we fabricated detectors that, operated at 2.4 K and with room-temperature 3-GHz-bandwidth amplifiers, exhibit 24 ps timing jitter in single-photon regime, saturated DE and ∼17-Mcps count rate simultaneously. The detectors were saturated over a bias current range up to 3.5 μA allowing for operation in a low-bias low-dark-count-rate regime while operating at maximum DE. Such detectors could be attractive for use in applications where low-jitter single-photon detectors are required in environments with high background radiation, such as free-space coupled detectors. The high yield could additionally be attractive for implementation of SNSPD arrays [31] .
APPENDIX
Substrate cleaning: Substrates were prepared by dicing from a 100 mm diameter wafer, cleaned with solvents, and lastly exposed to an oxygen plasma at 100 W for 3 min.
Definition of T C : For both new NbN films and older films in Ref. [19] we defined T C as the temperature at which the film resistance has fallen to 50% of its value at 20 K.
Liftoff process: We exposed a 700-nm-thick PMGI-SF9 layer covered with ∼1.5 μm-thick S1813 with UV for 13 s at 2300 μW/cm 2 and developing the bilayer for 24 s in CD-26. The developed bilayer provided a shadow mask for liftoff. We evaporated 10 nm titanium and 15 nm gold onto the sample. The liftoff was performed in acetone under sonication for 2 min followed by a 1-min-long dip in CD-26 and a 1-min-long DI dip.
Electron-beam lithography: A ∼60-nm-thick HSQ layer (4%) was spun immediately after the adhesion promotion step. The HSQ was exposed in a Raith 150 tool at 30 keV (dose 700-850 μC/cm 2 ) and developed in TMAH at 27°C for 3 min. The HSQ pattern was transferred into NbN via a ∼2-2.5-min CF 4 RIE at 50 W.
Optical absorption calculation: According to an analytical model of the device based on the transfer matrix method, a 4-nm-thick layer of NbN nanowires with a fill factor of 30% (60-nm-wide nanowires with a 200-nm pitch) has an absorptance of 14.5% at a wavelength of 1550 nm. A similar layer of NbN with 80-nm-wide nanowires and a 40% fill factor has an absorptance of 18.4%. We performed the calculation assuming illumination through the silicon substrate with a plane wave and that both sides of the silicon (n = 3.47772) have 300 nm of SiN x (n = 2.217). The NbN layer was modeled using an effective index of refraction, which depends on the indexes of refraction of NbN (n = 5.23−5.82 i) and air and the fill factor. The coherence length of the incident light was assumed to be less than the thickness of the silicon substrate.
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